

Table entry for Device A	Context pointer	Handler routine address
Table entry for Device A DMA	Context pointer	Handler routine address
Table entry for Device B	Context pointer	Handler routine address
Table entry for Device B DMA	Context pointer	Handler routine address
•	:	•

FIG. 2




FIG. 3

Version no. of structure	Allows PP to check format										
PP→NP message queue											
NP→PP message queue											
Flow table address	Used by NP to find flows										
NP flow handler routine addresses	Used by PP when setting up flows										
Debug & monitoring	NP cpu meter. NP register dump										
☐ Written by PP ☐ Written by NP											

FIG. 4

7 state variables (to be preloaded into registers) Used for current buffer pointers cell counts, policing params, etc.
NP rx handler address
NP tx handler address
Current buffer
Buffer source and/or destination
Type, Flags
Local buffer queue (switch flows)
Other flow-specific data

First part has a similar format in all flows. A flow is invoked by a single instructions: - loads 8 or 9 registers - jumps to handler routine

(These steps are interleaved with operations on other flows and ports)

Queue transmit buffer on flow (using lock)

Send TXBUFFER message

Initialize transmission (if port note active)

Write first cell/fragment to network port

:::

Write second cell/fragment to network port

:::

Write final cell/fragment to network port

Check transmission status

If OK, return buffer to pool

FIG. 6

PP NP

First cell/fragment arrives from network

Allocate buffer from pool

Read first cell/fragment from network port

. . .

Read second cell/fragment from port

111

Read final cell/fragment from port

Read reception status & copy to buffer More buffer to flow's destination queue

More buffer to flow's destination queue Send RX BUFFER message

Call flow's callback routine to handle buffer Return buffer to pool




FIG. 8




FIG. 9


7000

= /																					
Word written to FIFO	Ddrs.vwyz	No write	No write	No write		DQFS.VWYZ	No write	No write	No write	yzah.iikl	vwah.ijkl	rsah.iikl	paah.iikl	into const	rsvw ahii	pars.ahii	No write	rsvw.yzdh	pars.vwah	No write	No write
TX_ALIGN register word after first memory cycle	XXXX.XX00	pars.vw01	pars.XX02	paXX.XX03	-	XXXX.XX00	pgrs.XX01	pars.XX02	pqXX.XX03	pgrs.vw01	pgrs.XX02	pqXX.XX03	XXXX.XX00	CUAX STOR	DOXX XXU3	XXXXXX00	paah.ii01	pqXX.XX03	XXXX.XX00	pars.ah01	paah.XX02
Next word from memory	Ddrs.vwyz	pars.vwXX	pars. XXXX	XXXX.XXpa		pqrs.vwyz	pars. vwXX	Dars,XXXX	DQXX.XXX	pqrs.vwyz	Ddrs.vwXX	pars. XXXX	XXXX.XXpd	DOME VANOUS	Dars wwxX	pars. XXXX	XXXX XXDO	Ddrs.vwyz	XXwv.srpd	pgrs. XXXX	DOXX.XXX
TX_ALIGN register word at start	XXXX.XXXX	XXXX.XXXX	XXXX.XXXX	XXXX.XXXX		XXXX.XX00	XXXX.XX00	XXXX.XXOO	XXXX.XXOO	ahii.k101	ahii.k101	ahii.k101	ahii.k101	COVY iido	Ohi xx02	ahii.xx02	ahii xx02	qhxx.xx03	qhxx.xx03	ghxx.xx03	ahxx.xx03
KEEP ALIGN flag	0	0	0	0		,	,	-	,	-	Ţ	ļ	,	4		-	-	Ψ-	,	Ψ-	,-
Least significant 2 bits of DMA address	00	01	10	1		00	01	10	11	00	10	10	1,1	9	10	10	1,	00	10	10	11
OCTETS field in TX_ALIGN register	X	×	X	X		00	00	00	00	01	01	10	01	40	Ç	10	10	<u></u>	-		7

FIG. 10

					,	 				 ,				 			,
	Word written to FIFO	pdrs.vwyz	No write	No write	No write	vzah.iikl	vzah.iikl	vzah.iikl	vzah.iikl	vwvz.ahii	wwz.ghii	vwvz.ghii	No write	rsvw.vzah	rsvw.yxdh	No write	No write
	TX_ALIGN after FIFO register write	XXXX.XX00	rsvw.vz01	vwyz,XX02	VZXX.XX03	pars.vw01	rsvw.XX02	vwXX.XX03	XXXX.XX00	pars.vw02	rsXX.XX03	XXXX.XX00	paah.ii01	paXX.XX03	XXXX.XX00	vwyz.gh01	Vzdh XX02
	FIFO register written	TX FIF00	TX FIF01	TX FIF02	TX FIF03	TX FIF00	TX FIF01	TX FIF02	TX FIF03	TX FIF00	TX FIF01	TX FIF02	TX FIF03	TX FIF00	TX FIF01	TX_FIF02	TX FIE03
X	Word written to FIFO register	pdrs.vwyz	XXrs.vwvz	XXXX.vwyz	XXXX.XXvz	DOI'S, VWVZ	XXrs.vwvz	XXXX.vwvz	XXXX.XXvz	DGFS,VWVZ	XXrs.vwvz	XXXX.vwvz	XXXX.XXvz	DGIS,VWVZ	XXrs.vwyz	XXXX.vwyz	XXXX XXA7
	TX_ALIGN register word at start	00XX:XXXX	XXXX.XXOO	XXXX.XXOO	XXXX.XXOO	ahii.k101	ahii.k101	ahii.k101	ahii.k101	ahii.xx02	ahii.xx02	ahii.xx02	ahii.xx02	ahxx.xx03	ghxx.xx03	ghxx.xx03	chxx xx03
	OCTETS field in TX_ALIGN register	8	00	00	00	01	01	01	01	10	10	10	10	11	7		÷.

FIG. 1







FIG. 13






FIG. 15




FIG. 16

13/13




FIG. 17